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Carbon nanotube metal–insulator–semiconductor capacitors are examined theoretically. For the
densely packed array of nanotubes on a planar insulator, the capacitance per tube is reduced due to
the screening of the charge on the gate plane by the neighboring nanotubes. In contrast to the silicon
metal–oxide–semiconductor capacitors, the calculated C – V curves reflect the local peaks of the
one-dimensional density-of-states in the nanotube. This effect provides the possibility to use C – V
measurements to diagnose the electronic structures of nanotubes. Results of the electrostatic
calculations can also be applied to estimate the upper-limit on-current of carbon nanotube
field-effect transistors. © 2002 American Institute of Physics. @DOI: 10.1063/1.1502188#
The carbon nanotube field-effect transistor ~CNTFET!1–3
is a promising candidate for future electron devices. Rapid
progress in the field has recently made it possible to fabricate
digital and analogue CNTFET-bases circuits, such as logic
gates, static memory cells, and ring oscillators.4,5 To explore
the role of CNTFETs in future integrated circuits, it is
important to evaluate their performance as compared
to the metal–oxide–semiconductor field-effect transistor
~MOSFET!.3 A transistor’s on-current, an important perfor-
mance metric, is the product of the charge induced by the
gate and the average carrier velocity,6 so the first step is to
understand the gate-controlled electrostatics of a carbon
nanotube metal–insulator–semiconductor ~MIS! capacitor.
Theoretical studies of carbon nanotube electrostatics
have focused on two-terminal devices and the electrostatics
along the nanotube direction.7,8 The planar gate-controlled
electrostatics has been treated approximately in experimental
studies in order to qualitatively explain or fit measured
data.5,9 In this letter, the MIS electrostatics of carbon nano-
tube capacitors in three different geometries is analyzed by
solving the two-dimensional Poisson equation self-
consistently with carrier statistics of nanotubes. The results
show that for the densely packed array of nanotubes on a
planar insulator, the capacitance per tube is reduced due to
the screening of the charge on the gate plane by the neigh-
boring nanotubes. In contrast to silicon, planar MOS capaci-
tors, the capacitance is strongly influenced by the nanotube’s
one-dimensional density-of-states. The results also show that
careful electrostatic design will be critical for the perfor-
mance of CNTFETs.
The three nanotube capacitors examined in this study,
each with a semiconducting nanotube having a diameter of
D51 nm, are shown in Fig. 1. In the third dimension ~out of
the page! the nanotube is assumed to be connected to ground,
which supplies the carriers to balance the charge on the gate.
For comparison to a silicon MOS capacitor, we assume a
silicon doping of NA51018 cm23, insulator thickness t ins
51 nm and a dielectric constant of k ins54. It is important
that results be compared at the same gate overdrive, (VG
2VT), so the gate work functions were selected to produce
the same threshold voltage VT for the CNT and MOS capaci-
tors.
The nanotube capacitance versus gate voltage is com-
puted as follows. For an assumed potential of the nanotube,
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where e is the electron charge, sgn(E) is the sign function,
D(E) is the density-of-states ~DOS! of the nanotube10 and
E˜ F5eVCNT is the position of Fermi level relative to the
middle of the energy gap ~we assume an intrinsic nanotube!,
and VCNT is the average potential of the nanotube. We adopt
a semiclassical approach in which the effect of gate voltage
is to move the subbands of the nanotube rigidly up and down
without changing the D(E), the nanotube DOS. This as-
sumption is valid for the coaxial geometry because the cy-
lindrical symmetry produces the same potential for each car-
bon atom. But for a planar geometry, potential drops across
the nanotube can perturb its band structure.11 As long as the
potential variation across a ;1 nm diameter nanotube is be-
low 0.8 V, the effect is small,11 so our use of a 0.4 V power
supply, as required for high-density digital systems,12 sug-
gests that band structure perturbations will be small in this
case.
a!Electronic mail: guoj@purdue.edu
FIG. 1. Three geometries of nanotube MIS capacitors: ~i! the single nano-
tube planar capacitor, ~ii! a periodic array of nanotubes, and ~iii! the coaxi-
ally gated capacitor. Nanotube diameter D51 nm, insulator thickness t ins
51 nm, and a dielectric constant k ins54 are the same for all capacitors.
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Having computed the charge in the nanotube for an as-
sumed nanotube potential, the corresponding gate voltage is
VG8 [VG2V fb5VCNT2QL /C ins , ~2!
where C ins is the gate to nanotube insulator capacitance ~a
constant independent of gate voltage!, VG is the gate voltage,
and V fb the flatband voltage as determined by the gate metal
to nanotube work function difference and any insulator–
nanotube surface states. Because V fb depends on specifics of
experimental conditions, all results will be plotted as a func-
tion of VG8 except otherwise specified. By solving Eqs. ~1!
and ~2! self-consistently, the QL(VG) relation is obtained and
the gate capacitance is CG52dQL /dVG . This procedure is
analogous to the one commonly used to compute MOS CG
versus VG characteristics.6
Before the CG versus VG characteristic can be evaluated,
the insulator capacitance must be specified. There is a
simple, analytical expression for the coaxial geometry,13 but
planar capacitors require a numerical solution of two-
dimensional Poisson equation because two different dielec-
tric constants above the metal plate ~the insulator and air!
invalidate the simple, analytical expression. The numerical
solution was first evaluated for a classical conducting cylin-
der on the top of an infinite conducting plane with a uniform
dielectric material between them, and the result agreed well
with the exact analytical solutions.13 The single nanotube
planar geometry, which has two dielectric materials @case ~i!
in Fig. 1# was then simulated. Two limits were considered:
~1! a classical distribution of charge in the nanotube, which
assumes the charge redistribute itself to establish an equal
potential over the nanotube like a classical metal and ~2! a
single subband quantum distribution, which assumes that the
charge distributes symmetrically around the nanotube. In the
classical limit, we find C ins50.61 pF/cm and in the quantum
limit, C ins50.53 pF/cm.
The significant difference between the classical and
quantum limits occurs because the quantum charge distribu-
tion ~the center of the nanotube! is located further from the
metal gate than is the classical charge centroid, and the nano-
tube diameter is comparable to t ins . Note that in most of the
experimental planar nanotube capacitors explored to date1,3
the difference between the classical and quantum limits will
be small because the nanotube diameter ~typically ;1 nm! is
much smaller than insulator thickness ~typically ;100 nm!.
The difference may become important, however, for the very
thin insulators that will be used near the scaling limit.
Figure 2 shows the insulator capacitance of an array of
parallel nanotubes @case ~ii! in Fig. 1# versus the nanotube
density, r51/S , where S is the spacing between neighboring
nanotubes. For small packing densities, the capacitance per
unit area is proportional to the packing density. The largest
capacitance per unit area ~still 20%–50% below C ins of the
planar silicon MOS capacitor! is achieved when the tubes are
close packed, but increasing the normalized packing density
above 0.5, does not result in the proportional increase of
capacitance because each nanotube images to a narrower
width and, therefore, a smaller fraction of the charge on the
gate. When the nanotubes are closely packed, the capacitance
per tube decreases due to the screening of the gate charge by
the neighboring nanotubes.14
Figure 3~a! shows the one-dimensional ~1D! charge den-
sity QL as a function of the effective gate voltage VG8 for the
coaxial nanotube capacitor, which provides the optimum ge-
ometry for gate control in a MISFET.15 The charge density is
approximately linear with gate voltage above the threshold
voltage and can, therefore be expressed as QL’CG(VG
2VT). The effective gate capacitance per unit length, CG
’1.65 pF/cm, is only 80% of the insulator capacitance,
C ins52.03 pF/cm, because the gate capacitance is the series
combination of the insulator and nanotube capacitance. For
very large gate voltages ~where our semiclassical treatment
needs to be critically examined!, electrons occupy the second
FIG. 2. The insulator capacitance C ins versus the tube density r ~normalized
to rmax51/D , the close-packed case! for an array of parallel nanotubes,
compared to C ins5k ins«0 /t ins of the MOS capacitor ~dotted line!. The solid
line assumes classical charge distribution, and dash line one subband quan-
tum limit.
FIG. 3. Charge vs. gate voltage for the coaxial capacitor, ~a! charge density
QL and ~b! the gate capacitance CG versus the effective gate voltage VG8 .
The inset in ~a! shows location of the Fermi level in the first and second
subbands at VG8 51 V, and 3 V. The dotted line in ~b! indicates the insulator
capacitance C ins .
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conduction band as shown in the inset of Fig. 3~a!. The sub-
band spacing decreases with increasing nanotube diameter,
but for typical diameters of about 1 nm and operating volt-
ages of ,0.5 V, only a single subband will be occupied. The
one-subband approximation, therefore, can be used in the
calculation.
Figure 3~b! shows the computed CG versus VG charac-
teristic of the coaxial nanotube capacitor. The striking differ-
ence from that for a MOS capacitor on an intrinsic substrate
is due to the 1D DOS of the nanotube. The origin of local
maxima is apparent when the nanotube capacitance is calcu-
lated at zero temperature CCNT (VCNT)52dQL /dVCNT
5e2D(eVCNT), where D(E) is the DOS of the nanotube.
Although the peaks in the 1D DOS are smoothed out by
temperature, and the insulator capacitor in series, they still
display local maximums on the C – V curve at room tempera-
ture. Experimental measurement of C – V curves, especially
at low temperature using liquid-ion gating9 which provides a
high insulator capacitance, could generate useful diagnostic
information on the DOS of the nanotube.
Figure 4 is an attempt to compare silicon MOS capaci-
tors with carbon nanotube MIS capacitors. The MOS CG
versus VG characteristic was computed by a self-consistent
Schro¨dinger–Poisson solver so that quantum confinement ef-
fects were included.16 The same threshold voltage VT , and
the power supply voltage VDD , were assumed for all capaci-
tors. On the left axis, we show that the effective gate capaci-
tance of the nanotube array ~the slope of the curve above
threshold! is 66% of that of the silicon MOS capacitor be-
cause geometrical effects and quantum charge distribution
reduce the insulator capacitance, as discussed earlier. ~For
thicker gate insulator, a planar nanotube capacitor can out-
perform the corresponding silicon MOS capacitor because
the capacitance decreases more slowly with the insulator
thickness in the nanotube case.3! The performance of planar
nanotube capacitors may be improved by embedding nano-
tubes inside the gate insulator,14 which results in comparable
performance to the silicon, planar MOS capacitor. On the
right axis, we compare the charge for a single tube in a
planar geometry, case ~i! in Fig. 1, to that in a coaxial geom-
etry. The results show a clear advantage for the coaxial ge-
ometry and suggest that careful electrostatic design should
be important for CNTFETs.
In summary, we have presented numerical studies of the
MIS electrostatics of carbon nanotube capacitors and have
shown that the capacitance versus voltage characteristics are
quite different from those of standard, planar, silicon MOS
capacitors. The difference arises from the 1D density of
states in the nanotube, which leads to local maxima in the
CG versus VG characteristic. We show that the planar nano-
tube capacitors offer comparable performance to the silicon
MOS capacitors, but the coaxial gate geometry promises sig-
nificantly higher performance. These results support a recent
study based on a drift-diffusion analysis, which suggests that
CNTFETs can be competitive with MOSFETs.3 The electro-
static calculations also allow us to estimate the upper-limit
on-current of CNTFETs based on a simple 1D model.17,18
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FIG. 4. Charge density vs. gate voltage VG . On the left axis, the close-
packed array of nanotubes ~dashed line! is compared to the silicon MOS
capacitor ~solid line!. On the right axis, the coaxially gated capacitor ~solid
line with circles! is compared to the single nanotube planar geometry
~dashed with circles!. To make a fair comparison, the gate workfunction of
each capacitor is adjusted to produce a common threshold voltage, VT
’0.1 V.
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